

February 18, 2004

Commissioner for Patents P.O.Box 1450 Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572 28 Davis Avenue Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/727,201 12/03/03

Kang Joon Mo et al.

METHOD OF FABRICATING OPTICAL WAVEGUIDE DEVICES WITH SMOOTH AND FLAT DIELECTRIC INTERFACES

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on February 73, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date Sph D 2/23/04

IME-02-021

- U.S. Patent 5,199,092 to Stegmueller, "Optoelectronic Device for Coupling Between Different Dimensioned Waveguides," describes an optical waveguide device.
- U.S. Patent 4,954,459 to Avanzino et al., "Method of Planarization of Topologies in Integrated Circuit Structures," describes a planarization method using a sacrificial layer.
- U.S. Patent 5,510,652 to Burke et al., "Polishstop Planarization Structure," describes a chemical mechanical polishing (CMP) method using differing polish rates.

The following two U.S. Patents describe planarization methods using both etching and CMP:

- 1) U.S. Patent 5,863,828 to Snyder, "Trench Planarization Technique."
- 2) U.S. Patent 5,851,899 to Weigand, "Gapfill and Planarization Process for Shallow Trench Isolation."
- U.S. 6,258,711 to Laursen, "Sacrificial Deposit to Improve Damascene Pattern Planarization in Semiconductor Wafers," describes a CMP process with a sacrificial layer that polishes at a different rate than the fill layer to be planarized.

IME-02-021

The Christian Laurent-Lund et al., article entitled "PECVD Grown Multiple Core Planar Waveguides with Extremely Low Interface Reflections and Losses," IEEE Photonics Technology Letters, Vol. 10, No. 10, pp. 14311-1433, Oct. 1998, discloses a method of optical waveguide device fabrication using planarization by reverse masking and precise etching.

Sincerely

Stephen B. Ackerman,

Reg. No. 37761

· ·	Form PTO-1	449)									Doctor Humber (Cpecnal)		CHCHON HUMCH	F-0. T	<i>J</i>
												IME-02-021 101 727,201				
	INFORMATION DISCLOSURE CITATION IN AN APPLICATION										MUIAI	Lordini Kana Joon Mo et al.				
	(Uso soveral shoots if necessary)											Filing Date , Group Art Unit				
"		(0)				~ 13	" "	~~~	шу <u>ј</u>		0 5.47	12-(03/03)				
	~	1						Ţ	·	_	U.S. PAT	ENT DOCUMENTS				
E	C. STAINER	DOCUMENT HUMBER			0.	ATZ	_		, KULE	CLUE	WECULE		JILUMOI			
, V.		5	L	9	9	0 4	2	43	1301	93	Stegr	nueller	385	50	1/3	1/92
(3)	3	4	9	5	40	45	19	9/	4/90	2	Avan	zino et al.	437	228	7/3	3/89
PATE	T & Th	5	5	1	0	6	2	4/	23/0	26_	Burke	et al.	257	752	iola	194
		5	8	6	3	8/2	18	1/:	26/9	19	Snad	er	438	437	ala	5/96
•			ŀi	5	- 1		1	1 .	1	18	Weig	and	438		8/8	10.
				5	7	7			10/0		ں ،		438		,	-
•			5		-	1	1	111	10[5	-	Laur:	sen	730	633	4/1	9/99
		-	-	-	\dashv	+	-	-		╁	-	······································				
		-		-	-	+	-	-		-					ļ	
		-	-	-	-	_	-	-		- -	· · · · · · · · · · · · · · · · · · ·		-	-	 	
		_	_		_ -		_	_							ļ	
	d.															•
										F	OREIGN PA	TENT DOCUMENT	S			
		DOCUMENT NUMBER DATE						. со	COUNTRY		SUBCLASS Translation YES NO		· · · · · · · · · · · · · · · · · · ·			
				\top		T					· 					
			-	+	- -			-		_						-
			\dashv	- -	- -	╁				-					ļ	
			\dashv	- -	- -	+	-		 .	-						
٠				_ -	_ _	- -	_			- -						
					1		_				····		<u> </u>			
٠,	OTHER DOCUMENTS (Induding Author, Title, Date, Pertinent Pages, Etc.)															c.)
	- PECVO Growth Multiple Core Planar Wavequides with															
	Extremely Low Interface Reflections and Loss											sses	" by			
	Christian Laurent-Lund et al., IEEE Photonics To												ech.			
	Letters, Vol.10, No.10, Oct. 1998, pp. 1431-1433.															
			<u>ٽ</u>	<u> </u>	,, ,		- ,	<u> </u>	· · · · ·	' 	100.10	~~·····× , { !		<u>L.T. J</u> -		
		-														
		<u></u>										Y				
	EXAMINER											DATE CONMOERED				
								,								
	EXAMINER	t: Ini	itial	ifo	ita	ion	COI	nsida	erod, v	vbc	ther or not cita	tion is in conformance wi	ы мрер §	609; Draw li	ne throu	gb
												v of this form with next or				•